Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
-
Updated
Jul 7, 2024 - Verilog
Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
Transferring data from SPI to UART using BMP280 sensor with Verilog
Verilog implementations of different simple tasks
SPI is a synchronous, full duplex master-slave-based interface. The data from the master or the slave is synchronized on the rising or falling clock edge based on mode .Both master and slave can transmit data at the same time. The SPI interface got 4 wires.
A digital design for the SPI protocol, delivered as a project for the logic design course
A design and a testbench of an SPI system consisting of both master and slave modules in verilog.
Add a description, image, and links to the spi-protocol topic page so that developers can more easily learn about it.
To associate your repository with the spi-protocol topic, visit your repo's landing page and select "manage topics."