-
Notifications
You must be signed in to change notification settings - Fork 15.1k
[InstCombine] Fold an unsigned comparison of add nsw X, C with a constant into a signed comparison
#103480
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[InstCombine] Fold an unsigned comparison of add nsw X, C with a constant into a signed comparison
#103480
Conversation
|
@llvm/pr-subscribers-llvm-transforms Author: Volodymyr Vasylkun (Poseydon42) ChangesGiven an unsigned integer comparison of
Proofs: https://alive2.llvm.org/ce/z/EhCw3E This would help us with a regression that is currently blocking #101049 from being merged. Full diff: https://github.com/llvm/llvm-project/pull/103480.diff 3 Files Affected:
diff --git a/llvm/lib/Transforms/InstCombine/InstCombineCompares.cpp b/llvm/lib/Transforms/InstCombine/InstCombineCompares.cpp
index 10a89b47e07537..b7eac02dd21745 100644
--- a/llvm/lib/Transforms/InstCombine/InstCombineCompares.cpp
+++ b/llvm/lib/Transforms/InstCombine/InstCombineCompares.cpp
@@ -3077,6 +3077,13 @@ Instruction *InstCombinerImpl::foldICmpAddConstant(ICmpInst &Cmp,
return new ICmpInst(Pred, X, ConstantInt::get(Ty, NewC));
}
+ ConstantRange LHS_CR = computeConstantRange(X, true).add(*C2);
+ if (ICmpInst::isUnsigned(Pred) && Add->hasNoSignedWrap() &&
+ C.isNonNegative() && LHS_CR.isAllNonNegative() &&
+ (C - *C2).isNonNegative())
+ return new ICmpInst(ICmpInst::getSignedPredicate(Pred), X,
+ ConstantInt::get(Ty, C - *C2));
+
auto CR = ConstantRange::makeExactICmpRegion(Pred, C).subtract(*C2);
const APInt &Upper = CR.getUpper();
const APInt &Lower = CR.getLower();
diff --git a/llvm/test/Transforms/InstCombine/icmp-add.ll b/llvm/test/Transforms/InstCombine/icmp-add.ll
index baa6f3d51a40ef..07e7756915b459 100644
--- a/llvm/test/Transforms/InstCombine/icmp-add.ll
+++ b/llvm/test/Transforms/InstCombine/icmp-add.ll
@@ -3102,3 +3102,72 @@ define i1 @uge_add_C2_pow2_C_neg(i8 %x) {
}
declare void @llvm.assume(i1)
+
+; Change an unsigned predicate to signed in icmp (add x, C1), C2
+define i1 @icmp_add_constant_with_constant_ult_to_slt(i32 range(i32 -4, 10) %x) {
+; CHECK-LABEL: @icmp_add_constant_with_constant_ult_to_slt(
+; CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[X:%.*]], 8
+; CHECK-NEXT: ret i1 [[CMP]]
+;
+ %add = add nsw i32 %x, 5
+ %cmp = icmp ult i32 %add, 13
+ ret i1 %cmp
+}
+
+define i1 @icmp_add_constant_with_constant_ugt_to_sgt(i32 range(i32 -4, 10) %x) {
+; CHECK-LABEL: @icmp_add_constant_with_constant_ugt_to_sgt(
+; CHECK-NEXT: [[CMP:%.*]] = icmp sgt i32 [[X:%.*]], 2
+; CHECK-NEXT: ret i1 [[CMP]]
+;
+ %add = add nsw i32 %x, 10
+ %cmp = icmp ugt i32 %add, 12
+ ret i1 %cmp
+}
+
+; Negative test: x + C1 may be negative
+define i1 @icmp_add_constant_with_constant_ult_to_slt_neg1(i32 range(i32 -5, 10) %x) {
+; CHECK-LABEL: @icmp_add_constant_with_constant_ult_to_slt_neg1(
+; CHECK-NEXT: [[ADD:%.*]] = add nsw i32 [[X:%.*]], 4
+; CHECK-NEXT: [[CMP:%.*]] = icmp ult i32 [[ADD]], 20
+; CHECK-NEXT: ret i1 [[CMP]]
+;
+ %add = add nsw i32 %x, 4
+ %cmp = icmp ult i32 %add, 20
+ ret i1 %cmp
+}
+
+; Negative test: missing nsw flag
+define i1 @icmp_add_constant_with_constant_ult_to_slt_neg2(i8 range(i8 -4, 120) %x) {
+; CHECK-LABEL: @icmp_add_constant_with_constant_ult_to_slt_neg2(
+; CHECK-NEXT: [[ADD:%.*]] = add i8 [[X:%.*]], 15
+; CHECK-NEXT: [[CMP:%.*]] = icmp ult i8 [[ADD]], 20
+; CHECK-NEXT: ret i1 [[CMP]]
+;
+ %add = add i8 %x, 15
+ %cmp = icmp ult i8 %add, 20
+ ret i1 %cmp
+}
+
+; Negative test: C2 is negative
+define i1 @icmp_add_constant_with_constant_ult_to_slt_neg3(i32 range(i32 -4, 10) %x) {
+; CHECK-LABEL: @icmp_add_constant_with_constant_ult_to_slt_neg3(
+; CHECK-NEXT: [[ADD:%.*]] = add nsw i32 [[X:%.*]], 4
+; CHECK-NEXT: [[CMP:%.*]] = icmp ult i32 [[ADD]], -6
+; CHECK-NEXT: ret i1 [[CMP]]
+;
+ %add = add nsw i32 %x, 4
+ %cmp = icmp ult i32 %add, -6
+ ret i1 %cmp
+}
+
+; Negative test: C2 - C1 is negative
+define i1 @icmp_add_constant_with_constant_ult_to_slt_neg4(i32 range(i32 -4, 10) %x) {
+; CHECK-LABEL: @icmp_add_constant_with_constant_ult_to_slt_neg4(
+; CHECK-NEXT: [[ADD:%.*]] = add nsw i32 [[X:%.*]], 5
+; CHECK-NEXT: [[CMP:%.*]] = icmp ult i32 [[ADD]], 2
+; CHECK-NEXT: ret i1 [[CMP]]
+;
+ %add = add nsw i32 %x, 5
+ %cmp = icmp ult i32 %add, 2
+ ret i1 %cmp
+}
diff --git a/llvm/test/Transforms/LoopVectorize/interleaved-accesses.ll b/llvm/test/Transforms/LoopVectorize/interleaved-accesses.ll
index 61ed955ea13e4e..6fc52ab3f26e03 100644
--- a/llvm/test/Transforms/LoopVectorize/interleaved-accesses.ll
+++ b/llvm/test/Transforms/LoopVectorize/interleaved-accesses.ll
@@ -1359,7 +1359,7 @@ define void @PR27626_5(ptr %a, i32 %x, i32 %y, i32 %z, i64 %n) {
; CHECK-NEXT: [[TMP0:%.*]] = add nsw i64 [[SMAX]], -4
; CHECK-NEXT: [[TMP1:%.*]] = lshr i64 [[TMP0]], 1
; CHECK-NEXT: [[TMP2:%.*]] = add nuw nsw i64 [[TMP1]], 1
-; CHECK-NEXT: [[MIN_ITERS_CHECK:%.*]] = icmp ult i64 [[TMP0]], 6
+; CHECK-NEXT: [[MIN_ITERS_CHECK:%.*]] = icmp slt i64 [[N]], 10
; CHECK-NEXT: br i1 [[MIN_ITERS_CHECK]], label [[SCALAR_PH:%.*]], label [[VECTOR_PH:%.*]]
; CHECK: vector.ph:
; CHECK-NEXT: [[N_VEC:%.*]] = and i64 [[TMP2]], 9223372036854775804
|
nikic
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
36d056a to
c3f7535
Compare
dtcxzyw
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Nice catch!
Given an unsigned integer comparison of
add nsw X, C1with some constantC2we can fold it into a signed comparison ofXandC2 - C1under the following conditions:nswflag on the additionC2is non-negativeX + C1is non-negativeC2 - C1is non-negativeProofs: https://alive2.llvm.org/ce/z/EhCw3E
This would help us with a regression that is currently blocking #101049 from being merged.