Skip to content
Discussion options

You must be logged in to vote

This is a race condition. When rd is high, the last received character is output to out. However, the rising edge of the clock deletes the last character when rd is high.
In your circuit, however, rd is always high. It may be that the character is received and output to out, and there is not enough time to process the character until the next rising edge of the clock.

Replies: 1 comment

Comment options

You must be logged in to vote
0 replies
Answer selected by Jeffer-Lin
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Category
Q&A
Labels
None yet
2 participants