Skip to content
Discussion options

You must be logged in to vote

The code that exchanges data with Digital via stdio is itself written in verilog, and runs together with the user-generated Verlilog code in the Verilog simulator. You can find the resposible verilog hdl template here.

Replies: 1 comment 1 reply

Comment options

You must be logged in to vote
1 reply
@itviewer
Comment options

Answer selected by itviewer
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Category
Q&A
Labels
None yet
2 participants