Skip to content

Pull requests: Xilinx/mlir-aie

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

Remove extra sed lines from tests
#2546 opened Aug 28, 2025 by fifield Loading…
Remove use of Vitis aie-rt
#2545 opened Aug 28, 2025 by fifield Draft
Core file path set to tmpdirname
#2544 opened Aug 28, 2025 by ypapadop-amd Loading…
Add trace with JIT example
#2541 opened Aug 27, 2025 by mawad-amd Draft
Upload no-rtti variants to a different directory
#2529 opened Aug 22, 2025 by ypapadop-amd Loading…
Mobilenet v3 design example
#2520 opened Aug 21, 2025 by jackl-xilinx Draft
conv2d 14x14 example design
#2511 opened Aug 19, 2025 by jackl-xilinx Draft
Add a code object cache for external functions
#2509 opened Aug 17, 2025 by mawad-amd Loading…
[WIP] Getting started programming examples
#2502 opened Aug 13, 2025 by AndraBisca Draft
4 tasks
Add diagnostic handling to aiecc run_passes
#2474 opened Aug 4, 2025 by fifield Loading…
Unify pragmas mm kernel
#2457 opened Jul 30, 2025 by L-roro Draft
Run the CI Daily at Midnight
#2453 opened Jul 29, 2025 by Victor-Jung Loading…
CI Tests on Strix Halo
#2450 opened Jul 28, 2025 by Victor-Jung Loading…
Add one column designs for element wise ops
#2338 opened May 27, 2025 by AndraBisca Loading…
fixed vector_reduce_add example
#2311 opened May 14, 2025 by userVector Loading…
[experiment] Support unplaced TileOps
#2265 opened May 2, 2025 by fifield Draft
ProTip! Filter pull requests by the default branch with base:main.