Skip to content

Conversation

@w0lek
Copy link
Contributor

@w0lek w0lek commented Nov 6, 2025

#3336

How Has This Been Tested?

it was tested within Quick Logic Aurora suite.

Types of changes

  • Bug fix (change which fixes an issue)
  • New feature (change which adds functionality)
  • Breaking change (fix or feature that would cause existing functionality to change)

Checklist:

  • My change requires a change to the documentation
  • I have updated the documentation accordingly
  • I have added tests to cover my changes
  • All new and existing tests passed

@github-actions github-actions bot added VPR VPR FPGA Placement & Routing Tool lang-cpp C/C++ code labels Nov 6, 2025
@w0lek w0lek requested a review from amin1377 November 6, 2025 17:49
@AlexandreSinger AlexandreSinger merged commit 17cc491 into verilog-to-routing:master Nov 6, 2025
30 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants