Skip to content

PZCOREBUS Protocol Specification

Jump to bottom
Taichi Ishitani edited this page Feb 17, 2023 · 14 revisions

PZCOREBUS Protocol Specification

Overview

PZOREBUS is a bus protocol designed for use in a SoC design to connect master and slave components. PZCOREBUS has following features:

  • supports both of high-performance memory access and registrer access
  • uses burst based transactions
  • supports issuing multiple outstanding accesses
  • supports out-of-order transaction completion
  • supports read data interleaving

Architecture

Channels

PZCOREBUS is burst-based and defines three independent channels.

  • mcmd channel
    • transmits a set of request information such as command type, address, length, etc
  • mdata channel
    • transmits write data
  • sresp channel
    • transmits read data response and acknowledgement response

Profile

PZCOREBUS defines three profiles according to usage.

  • PZCOREBUS_MEMORY_H
  • PZCOREBUS_MEMORY_C
  • PZCOREBUS_CSR

PZCOREBUS_MEMORY_H

This profile is for high-performance memory access and has following features.

  • supprots multi-burst access
  • supports narrow access
  • supports read data interleaving
  • supports data bus width conversion

PZCOREBUS_MEMORY_L

This profile is limitaed version of PZCOREBUS_MEMORY_H profile. For simplification, Following limitations are introduced.

  • not supports narrow access
  • not supports read data interleaving
  • not supports data bus width conversion

PZCOREBUS_CSR

This profile is for register access. Following limitations are introduced for simplification.

  • supports single burst access only
  • transmits write data via mcmd channel
    • not uses mdata channel
  • not supports byte eanble
  • supports following commands only
    • PZCOREBUS_READ
    • PZCOREBUS_WRITE
    • PZCOREBUS_WRITE_NON_POSTED
    • PZCOREBUS_BROADCAST

Interface Descriptions

Handshake Process

All three channels use the valid/accept handshake process to transfer information attached to each channels. The source component drives the valid signal high to indicate when information being transfered is active. The destination component the accept signal high to indicate that it can accept the information. Information transfer is completed only when valid and accept signals are high. When the source component asserts the valid high, it must keep the valid signal and the related information stable until a handshake process is completed.

In addition, to prevent a deadlock situation, there are dependencies between valid and ready signals:

  • the source component must not wait for the ready signal to be asserted high before asserting the valid signal high
  • the destination component can wait for the valid signal to be asserted high before asserting the ready signal high

Prameters

Some interface singals are parameterized by parameters described below.

  • id_width
    • specifies width of transaction id
  • address_width
    • specifies width of address
  • data_width
    • specified width of write/data
    • must be larger than or equal to 8 and be power of 2
  • max_length
    • specified maximum length of a transaction
    • is valid for PZCOREBUS_MEMORY_H/PZCOREBUS_MEMORY_L profile
    • unit of length is specified by
      • unit_data_width in case of PZCOREBUS_MEMORY_H profile
      • data_width in case of PZCOREBUS_MEMORY_L profile
  • request_info_width
    • specifies width of sideband information attached with mcmd channel
    • width 0 is allowed when the sideband information is not required
  • response_info_width
    • specifies width of sideband information attached with sresp channel
    • width 0 is allowed when the sideband information is not required
  • unit_data_width
    • specifies unit size of data transfer
    • is valid for PZCOREBUS_MEMORY_H profile
  • max_data_width
    • specifies the maximum data width across the bus interconnect
    • is valid for PZCOREBUS_MEMORY_H profile

Signal Descriptions

mcmd channel

name width driver
scmd_accept 1 slave
mcmd_valid 1 master
mcmd 4 master
mid id_width master
maddr address_width master
mlength clog2(max_length) master
mdata data_width master
minfo request_info_width master

mdata channel

name width driver
sdata_accept 1 slave
mdata_valid 1 master
mdata data_width master
mdata_byteen data_width/8 master
mdata_last 1 master

sresp channel

name width driver
mresp_accept 1 master
sresp_valid 1 slave
sresp 1 slave
sid id_width slave
serror 1 slave
sdata data_width slave
sinfo response_info_width slave
sresp_uniten max_data_width/unit_data_width slave
sresp_last 1 or 2 slave
Clone this wiki locally