Skip to content

Commit bf671df

Browse files
committed
Merge branch 'bugfix/fully_connected_mismatch' into 'master'
Bugfix: fixed wrong dims calculations leading fully connected mismatch See merge request app-frameworks/esp-tflite-micro!156
2 parents 6bcc0f4 + 384b204 commit bf671df

File tree

3 files changed

+13
-19
lines changed

3 files changed

+13
-19
lines changed

.github/workflows/ci.yml

Lines changed: 1 addition & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -15,15 +15,8 @@ jobs:
1515
build:
1616
strategy:
1717
matrix:
18-
idf_ver: ["release-v4.2", "release-v4.3", "release-v4.4", "release-v5.0", "release-v5.3"]
18+
idf_ver: ["release-v4.4", "release-v5.0", "release-v5.3"]
1919
idf_target: ["esp32", "esp32s2", "esp32s3"]
20-
exclude:
21-
- idf_ver: "release-v4.2"
22-
idf_target: esp32s2
23-
- idf_ver: "release-v4.2"
24-
idf_target: esp32s3
25-
- idf_ver: "release-v4.3"
26-
idf_target: esp32s3
2720
include:
2821
- idf_ver: "release-v4.4"
2922
idf_target: "esp32c3"

.gitlab-ci.yml

Lines changed: 9 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -37,15 +37,15 @@ pre-commit-mr:
3737
- if: '$CI_PIPELINE_SOURCE == "merge_request_event"'
3838
tags: [build, internet]
3939

40-
include:
41-
- project: espressif/shared-ci-dangerjs
42-
ref: master
43-
file: danger.yaml
44-
run-danger-mr-linter:
45-
before_script:
46-
- echo "Skip common before script"
47-
stage: pre-check
48-
tags: [build, internet]
40+
# include:
41+
# - project: espressif/shared-ci-dangerjs
42+
# ref: master
43+
# file: danger.yaml
44+
# run-danger-mr-linter:
45+
# before_script:
46+
# - echo "Skip common before script"
47+
# stage: pre-check
48+
# tags: [build, internet]
4949

5050
before_script:
5151
- mkdir -p ~/.ssh

tensorflow/lite/micro/kernels/esp_nn/fully_connected.cc

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -160,8 +160,9 @@ TfLiteStatus FullyConnectedEval(TfLiteContext* context, TfLiteNode* node) {
160160
TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
161161
TFLITE_DCHECK_GE(output_shape.DimensionsCount(), 1);
162162
const int filter_dim_count = filter_shape.DimensionsCount();
163-
const int batches = output_shape.Dims(0);
164-
const int output_depth = output_shape.Dims(1);
163+
const int output_dim_count = output_shape.DimensionsCount();
164+
const int batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
165+
const int output_depth = output_shape.Dims(output_dim_count - 1);
165166
TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
166167
const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
167168

0 commit comments

Comments
 (0)