Skip to content

repositories Search Results · repo:GraphSAINT/GNN-ARCH language:Verilog

Filter by

0 files
 (73 ms)

0 files

inGraphSAINT/GNN-ARCH (press backspace or delete to remove)

[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)
  • Verilog
  • 41
  • Updated
    on Mar 30, 2021
Package icon

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects
ProTip! 
Press the
/
key to activate the search input again and adjust your query.
Package icon

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects
ProTip! 
Press the
/
key to activate the search input again and adjust your query.