File tree Expand file tree Collapse file tree 2 files changed +3
-0
lines changed
targets/TARGET_STM/TARGET_STM32G0
TARGET_STM32G031xx/TARGET_NUCLEO_G031K8
TARGET_STM32G071xx/TARGET_NUCLEO_G071RB Expand file tree Collapse file tree 2 files changed +3
-0
lines changed Original file line number Diff line number Diff line change @@ -99,6 +99,7 @@ uint8_t SetSysClock_PLL_HSI(void)
9999
100100 /** Configure the main internal regulator output voltage
101101 */
102+ __HAL_RCC_PWR_CLK_ENABLE ();
102103 HAL_PWREx_ControlVoltageScaling (PWR_REGULATOR_VOLTAGE_SCALE1 );
103104 /** Initializes the CPU, AHB and APB busses clocks
104105 */
Original file line number Diff line number Diff line change @@ -97,6 +97,7 @@ uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
9797
9898 /** Configure the main internal regulator output voltage
9999 */
100+ __HAL_RCC_PWR_CLK_ENABLE ();
100101 HAL_PWREx_ControlVoltageScaling (PWR_REGULATOR_VOLTAGE_SCALE1 );
101102 /** Initializes the CPU, AHB and APB busses clocks
102103 */
@@ -139,6 +140,7 @@ uint8_t SetSysClock_PLL_HSI(void)
139140
140141 /** Configure the main internal regulator output voltage
141142 */
143+ __HAL_RCC_PWR_CLK_ENABLE ();
142144 HAL_PWREx_ControlVoltageScaling (PWR_REGULATOR_VOLTAGE_SCALE1 );
143145 /** Initializes the CPU, AHB and APB busses clocks
144146 */
You can’t perform that action at this time.
0 commit comments